This paper presents a condition-monitoring method of dc-link capacitors used in a high-power three-phase PWM inverter with an evaluation circuit intended for ageing tests. Although its power rating is 1/25 of the inverter, the evaluation circuit provides the equivalent ripple current waveform and dc-bias voltage to the high-power inverter. The monitoring method independently extracts the capacitance and ESR of the dc-link capacitor, where the fast Fourier transform is introduced to the ripple current waveform and the dc-link voltage of the evaluation circuit. Experimental results verify that the monitoring method obtains both the ESR and capacitance changes of a capacitor under test.
Introduction
DC-link capacitors including electrolytic capacitors, film capacitors, and ceramic capacitors in power electronic converters are a major constraint on the improvement of power density as well as of reliability (1)- (3) . They usually have a shorter lifetime than the other components in power electronic converters. Reference (4) describes that capacitors were chosen by 18% of fragile components responsible for converter failure by a survey of reliability in power electronic converters. Many researchers and engineers have been working on reliability-related issues including condition monitoring (5) - (9) , failure analysis, and ageing test (10) - (12) . Degradation of capacitors usually progresses with an increase in equivalent-series resistance (ESR) and a decrease in capacitance. Hence, monitoring these parameters plays an important role in estimating health condition of capacitors (5) - (9) . Accelerated ageing tests are effective in estimating lifetimes and in analyzing failure mechanisms of capacitors (10) - (12) . For example, reference (11) carried out an accelerated ageing test of metalized film capacitors under high ripple currents provided by a resonant inverter, which presents an ageing law that indicates ESR and capacitance evolution of the capacitors. The authors of this paper investigated the relation between the dc-bias voltage and degradation of aluminum electrolytic capacitors by an accelerated ageing test, which has revealed that either ESR or capacitance is not always a unique indicator of the degradation of the a) Correspondence to: Kazunori Hasegawa. E-mail: hasegawa@ life.kyutech.ac.jp * Kyushu Institute of Technology 2-4, Hibikino, Wakamatsu-ku, Kitakyushu, Fukuoka 808-0196, Japan * * Kyushu University 6-1, Kasuga-koen, Kasuga, Fukuoka 816-8580, Japan capacitors (12) . On the other hand, the so-called "ripple current tester" is developed, which supplies a sinusoidal ripple current and a dc-bias voltage into a capacitor under test (13) . The ripple current tester is designed for ageing tests, applications of which includes capacitor quality evaluation and quality assurance (13) . In general, however, characteristics of the capacitors are evaluated by a single sinusoidal current (7) (11) (13) . Actual ripple current generated by the converter contains multiple frequency components (14) , so that characteristics of the capacitor cannot be exactly evaluated. For example, the authors have revealed that the power loss with the square-wave current injection cannot be estimated only by the root-mean-square (RMS) value of the capacitor current (15) . The authors have proposed an evaluation circuit for testing dc-link capacitors used in a full-scale high-power three-phase inverter (16) (17) . Although the power rating of the evaluation circuit is smaller than that of the full-scale inverter by a factor of ten, the circuit produces the actual ripple current waveform and dc bias voltage that are equivalent to the full-scale inverter.
This paper presents a condition-monitoring method of dclink capacitors used in a high-power three-phase pulse-width modulated (PWM) inverter intended for ageing tests, where the evaluation circuit consisting of a low-voltage inverter is used. The monitoring method is characterized by extracting both the ESR and capacitance of the dc-link capacitor. In addition, this paper discusses the possible power rating of the low-voltage inverter by analyzing the relation between the dc-link voltage of the low-voltage inverter and the ripple current waveform. This method, however, brings a high cost. Figure 1 shows an evaluation circuit that employs a smallpower-rating low-voltage three-phase inverter (16) (17) . The lowvoltage inverter is used for producing the ripple current, while the high-voltage dc supply provides a dc-bias voltage into a capacitor under test, C UT . The bypassing capacitor C bypass compensates the voltage deference between the dc-link voltage of the inverter and the voltage across the capacitor under test, where the ripple current flows. The choke inductor L LV and resistor R HV block the ripple current, through which only dc current flows. Hence, their impedances should be much larger than those of capacitors C UT and C bypass (14) . Note that the inductor and the two capacitors do not result in oscillation in practice (17) . The current rating of the low-voltage inverter is full-scale, while voltage rating is downscale. Therefore, the circuit operates as a full-scale voltage-rating and full-scale current-rating inverter from the viewpoint of the dc bias voltage and ripple current although the power rating of the low-voltage inverter is greatly smaller than that of the full-scale inverter. This concept is similar to the circuits proposed in (7) and (11) in terms of the combination of a ripple current generator and a dc voltage source, whereas it produces the same current waveform as that generated by the inverter. Figure 2 illustrate examples of applications of the evaluation circuit. Figure 2 (a) aims for an accelerated ageing test of a capacitor that is placed on a climatic chamber with a high temperature. The evaluation circuit is also applicable to testing multiple capacitors as shown in Fig. 2(b) , in which the bypass capacitor is replaced by capacitors under test. In other words, the circuit can be used with confirming variation between capacitors under test. The capacitors under test on the right side in Fig. 2(b) is connected to the positive terminal of V LV so as to make all the capacitor voltage uniform. Figure 3 shows a basic implementation of the ageing test for which this paper aims. Since the degradation of the capacitor is accompanied by an increase in ESR and a decrease in capacitance, it is desirable for the evaluation circuit to have a monitoring function of these two parameters. The following section provides a monitoring method of both the ESR and capacitance with the evaluation circuit in operation.
Examples of Applications

Basic Implementation of Ageing Tests
Condition Monitoring Method
How to Extract ESR and Capacitance
Since the ripple current i CUT consists of multiple frequency components, it is given by
where I CUT (ω k ) and φ k are the amplitude and initial phase angle for each frequency, respectively. Figure 4 shows an equivalent circuit of the capacitor under test for this analysis, where R S is the ESR of the capacitor. The voltage across the capacitor under test is given by
From Eq. (2), the amplitude of v CUT at each frequency is given by
Dividing (3) by I CUT (ω k ) gives the impedance of the capacitor at each frequency as follows:
Equations (4) suggest that the capacitance and ESR are independently calculated if impedances at different frequencies are obtained. Multiple frequency components of the ripple current help calculate the capacitance and ESR. Figure 5 shows a block diagram of ESR and capacitance One can plot an impedance profile of Z CUT (ω k ) and draw a fitting curve by the least squares method, which indicates both the ESR and capacitance. Figure 6 illustrates how to monitor the ESR and capacitance from the variation of the fitting curve, in which the increase in the ESR results in a rise in the fitting curve in a high-frequency region, whereas the decrease in the capacitance raises the curve in a low-frequency region. This variation can be utilized for the implementation of the ageing test shown in Fig. 2 .
Capacitor Voltage Monitoring from DC-Link Voltage
A major concern to carry out the monitoring method is to measure the ripple component of the capacitor voltage because the voltage contains a much larger amount of dc-bias voltage than the ripple component. Figure 7 shows the relation between the dc-link voltage of the low-voltage inverter, v dclink , and the voltages across the bypassing capacitor, v bypass , and that across the capacitor under test, v CUT . The dc-link voltage v dclink is given by
The peak-to-peak amplitude of the ripple component of the dc-link voltage, Δv dclink , is also given by
where Δv bypass and Δv CUT are peak-to-peak amplitudes of the ripple component of v bypass and v CUT , respectively. Hence, one can obtain the ripple component of the capacitor voltage by means of measuring the dc-link voltage. From equation (2), the ripple ratio of v dclink , r dclink is given by Δv dclink
where r bypass and r CUT are ripple ratios of v bypass and v CUT with respect to V HV , respectively, and n corresponds to the ratio between voltage ratings of the full-scale inverter and the small inverter. Note that the ripple ratio is defined as the ratio between the peak value of the ripple component, i.e., half the peak-to-peak amplitude, and its corresponding dc component, so that Equations (7) include a coefficient of 1/2. Equations (7) suggest that the ripple ratio of the dc-link voltage is multiplied by n, so that the dc-link voltage has a large amount of ripple ratio even though the two capacitors contain a small amount of ripple component with respect to their dc-bias voltages. This improves the voltage resolution of the ripple amplitude of the capacitor under test. For example, for V HV = 1000 V and V LV = 100 V, a 100-V class voltage sensor is available although the voltage across the capacitor under test is 1000 V.
Although this method obtains the sum of impedances of the two capacitors C bypass and C UT , it can trace the variation of the ESR and capacitance of the capacitor under test, C UT.
As for the accelerated test shown in Fig. 2(a) , only the C UT degrades due to the high temperature, so that the variation results only from the C UT . When the evaluation circuit tests multiple capacitors shown in Fig. 2(b) , the method obtains some of the impedances of all the capacitor under test.
Effect of Ripple Voltage to Current Waveform
The low-voltage inverter is forced to have a large ripple amplitude of the dc-link voltage, which is a constraint on reducing the power rating of the inverter. This section provides an intensive discussion on the effect of the ripple amplitude to the ripple current waveform.
Relation between DC-link Voltage and Ripple Current
The ripple current waveform is synthesized by the output current and pulse pattern of the three-phase inverter. The dc-link voltage of the inverter does not have an influence on the ripple current waveform unless it affects the output current. In general, however, the output current of voltage-source converters depends on the dc-link voltage and the load of the inverter. Figure 8 shows the three-phase inverter indicating the relation between the ripple amplitude and the output current, in which an inductive load is connected. The ripple component, i.e., ac component, of the dclink voltage is expressed as
whereṽ dclink is assumed to be a sinusoidal waveform with an angular frequency of ω R . The line-to-neutral voltage of the inverter, v u is given by
where m is the modulation index of the inverter. The output current i O is calculated by the following equations:
where ω is the output angular frequency. The output current is divided into the following equations: 
where i OO is the output-frequency component, and i OR is the component affected by the ripple amplitude. Substituting (8) into (12) gives
The amplitudes of i OO and i OR are given as follows: (7), (14) and (15) yield the ratio of the component affected by the ripple amplitude with respect to the output-frequency component as follows: Figure 9 shows the ratio of the component obtained by equation (16) , in which the output frequency is 50 Hz. In general, a switching frequency is much larger than an output frequency of inverters, i.e., ω R ω. Therefore, Equation (16) gets a greatly small value even though the ripple amplitude gets as large as the nominal dc-link voltage. As a result, the ripple amplitude has no net effect to the output current waveform as well as the ripple current flowing into the capacitor under test, unless it exceeds the nominal dc-link voltage as discussed in the following subsection.
Allowable Ripple Ratio
In case the ripple amplitude of the dc-link voltage exceeds the nominal dc-link voltage, the dc-link voltage falls below 0 V, which results in a forward voltage to diodes. Hence, diodes keep turning on even though turn-on signals are applied to IGBTs. This changes Fig. 9 . Ratio of the component affected by the ripple amplitude with respect to the output-frequency component the pulse pattern of the ripple current. Thus, the ripple ratio of the dc-link voltage, r dclink has to be less than unity in order not to make the dc-link voltage negative as follows:
Substituting (17) into (7) gives
Equation (18) suggests that ripple ratios of C bypass and C UT determine the lower limit of the power rating of the lowvoltage inverter. Table 1 summarizes the ratings and circuit parameters of the experimental circuit. Although the power rating of the inverter is 2.8 kVA that is 1/25 of that of the full-inverter, the circuit acts as a 69-kVA full-scale inverter. Sinusoidal PWM is applied to the low-voltage inverter with a unity modulation index. The capacitor under test C UT employs metalized polypropylene capacitors. The inverter drives only reactive power in this experiment. The ripple current waveform somewhat changes according to the power factor of the output power but always contains multiple frequency components. Thus, the proposed method is effective even though the power factor changes.
Experiment
Circuit Configuration and Parameters
Conditions to Present Capacitance and ESR Changes
Reference (10) describes that degradation of film capacitors near the end of their lifetime results in a decrease in capacitance by around 10% and a significant increase in ESR by a factor of 10 to 100. Thus, this paper introduces four conditions corresponding to this result as follows: 1) Condition A: C UT = 360 μF. 2) Condition B: C UT = 360 μF with an intentionallyconnected series resistance of 0.1 Ω, which shows the effect of an increase in ESR.
3) Condition C: C UT = 320 μF, which presents the effect of a decrease in capacitance by 11%. 4) Condition D: C UT = 320 μF with a series resistance of 0.1 Ω. The capacitor under test used for the experiment has a typical Table 1 . Ratings and circuit parameters of the evaluation circuit used in experiment ESR of 3.4 mΩ, so that the series resistance is 30 times as large as the typical ESR. Figure 10 shows timedomain waveforms of the ripple current, i CUT . All the waveforms were almost the same as expected. Figure 11 shows the FFT results of the ripple current. Figure 12 shows experimental waveforms of the dc-link voltage, where the ripple amplitude of the voltage increased when the capacitance was reduced as well as the ESR was increased. Since all the waveforms had the ripple ratio r dclink less than unity, there was a room for reducing the low-voltage source V LV , i.e., making the power rating or the inverter smaller. Figure 13 shows experimental waveforms of the voltage across the capacitor under test. All the waveforms stayed at 1200 V that were equal to V HV . Figure 14 shows impedance profiles of the capacitor against each frequency component along with fitting curves. The impedance profiles are obtained from FFT results of the capacitor current shown in Fig. 11 and those of the dclink voltage shown in Fig. 12 . The fitting curves are modeled by Equation (4) . Note that the impedance profile shows the sum of impedances of C bypass and C UT . Hence, C UT is calculated from the sum of impedance under a condition of C bypass = 320 μF. In Fig. 14(a) , the capacitance was almost the same as the series-connected capacitance of C bypass and C UT , and the ESR was 0 Ω. In Fig. 14(b) , the fitting curve has a larger value in a high-frequency region, which indicates that the ESR increased to 0.1 Ω that was the same as the intentionally-connected resistance. Note that the series resistance is larger than the reactance of C UT in a range more than 3 kHz, which makes an error in the capacitance. For this reason, C UT changed to 333 μF.
Results and Discussions
In Fig. 14(c) , the impedance in a low-frequency region were slightly larger than that of Fig. 13(a) due to a smaller capacitance. In Fig. 14(d) , the ESR increased to 0.1 Ω because of the intentionally-connected series resistance. These results confirmed that the monitoring method well observed both the ESR and capacitance changes.
The reason why the fitting curves in Figs. 14(a) and (c) were somewhat lower than the FFT results in a range over 10 kHz is that the ripple voltage in the range is significantly small because the capacitor has a greatly small impedance. The voltage sensor used in this experiment would not have enough resolution to sense such a small voltage. If the fitting curves further approached the FFT results, the ESR would become an imaginary value. On the other hand, those in Figs. 14(b) and (d) well agreed with the FFT results even in the range because the existence of the intentionallyconnected resistance increased the ripple voltage.
Conclusion
This paper has presented a condition monitoring method of dc-link capacitors used in a high-power three-phase PWM inverter with an evaluation circuit. Introduction of the FFT to 
